Approximate Computing on FPGAs for Edge Computing Applications: A Case Study of Adaptive Filters

Document Type : Research Paper

Author

Department of Electrical Engineering, University of Zanjan, Iran.

Abstract

The exponential growth of data and the paradigm shift towards edge computing have necessitated innovative approaches to energy-efficient computation, especially for resource-constrained IoT devices. Approximate computing, a paradigm that exploits the inherent tolerance of many applications to imprecision, has been extensively explored in the context of ASICs to reduce power consumption and area overhead. However, its potential in FPGA-based devices, which offer flexibility and rapid prototyping capabilities, remains largely untapped. This paper investigates the feasibility and performance implications of approximate computing techniques for FPGAs, with a focus on the implementation of FIR and adaptive filters as illustrative case studies. Specifically, we propose novel approximate multipliers based on the Reverse Carry Propagation (RCP) adders, which are evaluated through their integration into adaptive and finite impulse response filters. Simulation results demonstrate significant improvements in operating frequency, as well as substantial reductions in hardware area for FIR filters. While the area reduction for adaptive filters is less pronounced, the proposed multipliers still exhibit acceptable performance. Our findings highlight the potential of approximate multipliers for low-power computing systems, particularly in edge computing applications.
 

Keywords

Main Subjects

References

[1]      H. J. Damsgaard, A. Ometov, and J. Nurmi, "Approximation Opportunities in Edge Computing Hardware: A Systematic Literature Review," ACM Comput. Surv., vol. 55, no. 12, p. Article 252, 2023, doi: 10.1145/3572772.
[2]      S. S. Sahoo, S. Ullah, S. Bhattacharjee, and A. Kumar, "AxOCS : Scaling FPGA-Based Approximate Operators Using Configuration Supersampling," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. PP, pp. 1-14, 06/01 2024, doi: 10.1109/TCSI.2024.3385333.
[3]      S. Ullah and A. Kumar, Approximate Arithmetic Circuit Architectures for FPGA-based Systems. 2023.
[4]      V. Chowthri, A. Uma, and P. Kalpana, "Design and implementation of low complexity LMS adaptive filter," International Journal of Nonlinear Analysis and Applications, vol. 12, no. Special Issue, pp. 1827-1833, 2021, doi: 10.22075/ijnaa.2021.5893.
[5]      V. B. A. Rasel, A. Uma, and P. Kalpana, "Design of window based FIR filter for electrocardiogram noise removal," International Journal of Nonlinear Analysis and Applications, vol. 12, no. Special Issue, pp. 1519-1528, 2021, doi: 10.22075/ijnaa.2021.5804.
[6]      D. Esposito, G. D. Meo, D. D. Caro, N. Petra, E. Napoli, and A. G. M. Strollo, "On the Use of Approximate Multipliers in LMS Adaptive Filters," in 2018 IEEE International Symposium on Circuits and Systems (ISCAS), 27-30 May 2018, pp. 1-5, doi: 10.1109/ISCAS.2018.8351089.
[7]      I. Qiqieh, R. Shafik, G. Tarawneh, D. Sokolov, and A. Yakovlev, Energy-efficient approximate multiplier design using bit significance-driven logic compression. 2017, pp. 7-12.
[8]      M. Chakraborty, A. Dhar, and M. Lee, "A trigonometric formulation of the LMS algorithm for realization on pipelined CORDIC," Circuits and Systems II: Express Briefs, IEEE Transactions on, vol. 52, pp. 530-534, 10/01 2005, doi: 10.1109/TCSII.2005.850784.
[9]      D. Allred, H. Yoo, V. Krishnan, W. Huang, and D. Anderson, "LMS adaptive filters using distributed arithmetic for high throughput," Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 52, pp. 1327-1337, 08/01 2005, doi: 10.1109/TCSI.2005.851731.
[10]    M. T. Khan, S. R. Ahamed, and F. Brewer, "Low Complexity and Critical Path Based VLSI Architecture for LMS Adaptive Filter Using Distributed Arithmetic," in 2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID), 7-11 Jan. 2017 2017, pp. 127-132, doi: 10.1109/VLSID.2017.16.
[11]    P. K. Meher and s. y. Park, "Critical-Path Analysis and Low-Complexity Implementation of the LMS Adaptive Algorithm," Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 61, pp. 778-788, 03/01 2014, doi: 10.1109/TCSI.2013.2284173.
[12]    S. Choudhary, P. Mukherjee, M. Chakraborty, and S. S. Rath, "A SPT Treatment to the Realization of the Sign-LMS Based Adaptive Filters," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 59, no. 9, pp. 2025-2033, 2012, doi: 10.1109/TCSI.2012.2185300.
[13]    M. Hassan, F. Awwad, M. Atef, and O. Hasan, "Approximate Computing-Based Processing of MEA Signals on FPGA," Electronics, vol. 12, no. 4, p. 848, 2023. [Online]. Available: https://www.mdpi.com/2079-9292/12/4/848.
 

Files

History

  • Receive Date: 29 May 2025
  • Revise Date: 05 September 2025
  • Accept Date: 24 September 2025

Share

How to cite

Statistics