Performance evaluation of Reversible Universal Shift Registers in QCA Technology

Document Type : Research Paper

Authors

Department of Electrical Engineering, University of Science and Culture, Tehran, Iran.

Abstract

The CMOS technology has been faced challenges such as high-power consumption and reduced efficiency. So, the need for alternative technologies is essential. The Quantum-dot Cellular Automata (QCA) technology is a promising solution for high-efficiency digital circuits design. The Reversible circuits play crucial role in this context as they minimize energy dissipation through thermodynamically optimal computation. In addition, the shift registers have vital role in digital circuits design. They are used for storing, transferring, and converting digital data. They're also essential component in signal processing, control systems, and frequency division, enabling the creation of complex, scalable physical systems. This study focuses on the structures of reversible universal shift register implemented in QCA technology. It provides a comprehensive study on the theoretical foundations, architectures, research directions, and challenges in this field. Through systematic analysis of existing architectures and design methodologies, we evaluate key performance metrics including cell count, area efficiency, and propagation delay. Our comparative analysis demonstrates that QCA-based reversible universal shift registers achieve significant improvements over conventional CMOS implementations, offering reduced hardware complexity and enhanced energy efficiency. The results indicate potential for developing next-generation of nanoelectronics systems with superior performance characteristics. This work provides both theoretical insights and practical design guidelines that can serve as a roadmap for future researches and developments in QCA-based reversible digital circuits design.

Keywords

Main Subjects

References

] H. Bhat and F. Khanday, "An efficient quantum implementation of reversible latches," Quantum Studies: Mathematics and Foundations, vol. 12, no. 1, p. 11, 2025.
[2] H. Byeon, "Empowering energy with a cutting-edge reversible logic framework for universal shift registers," Results in Control and Optimization, vol. 13, p. 100284, 2023.
[3] M. Gholami, "SISO and PISO Shift Register in QCA technology and Their Application in the Serial Link," Heliyon, 2025.
[4] P. Ghose, M. N. Rahman, M. M. A. Polash, and U. K. Acharjee, "Design of reversible shift registers minimizing number of gates, constant inputs and garbage outputs," in 2018 International Conference on Advances in Computing, Communications and Informatics (ICACCI), 2018: IEEE, pp. 752-758.
[5] R. Kumar and S. S. Gawande, "Review paper on Reversible Shift Register using Bidirectional Gate," International Journal of Advanced Research and Multidisciplinary Trends (IJARMT), vol. 2, no. 1, pp. 183-196, 2025.
[6] N. Neelima, K. N. Rao, A. S. Kumar, J. Komanduri, S. Kemmasaram, and S. L. Adepu, "Efficient Reversible Logic Design for Quantum Computing: A Novel 4-Bit LFSR Approach," in 2024 IEEE Region 10 Symposium (TENSYMP), 2024: IEEE, pp. 1-6.
[7] G. Prakash, M. Darbandi, N. Gafar, N. H. Jabarullah, and M. R. Jalali, "A new design of 2-bit universal shift register using rotated majority gate based on quantum-dot cellular automata technology," International Journal of Theoretical Physics, vol. 58, pp. 3006-3024, 2019.
[8] M. G. Roshan and M. Gholami, "Novel level and edge-triggered universal shift registers with low latency in QCA technology," Heliyon, vol. 10, no. 5, 2024.
[9] H. Maity, S. Banerjee, A. Biswas, A. Pal, and A. K. Bhattacharjee, "Design of reversible shift register using reduced number of logic gates," Micro and Nanosystems, vol. 12, no. 1, pp. 33-37, 2020.
[10] R. Singh and P. Singh, "Reversible logic based single layer flip flops and shift registers in QCA framework for the application of nano-communication," in Paradigms of smart and intelligent communication, 5G and beyond: Springer, 2023, pp. 197-219.
[11] B. N. K. Reddy, G. S. V. Reddy, and B. V. Vani, "Design and Implementation of an Efficient LFSR using 2-PASCL and Reversible Logic Gates," in 2020 IEEE Bombay Section Signature Conference (IBSSC), 2020: IEEE, pp. 247-250.
[12] S. Mummadi and G. C. Udari, "An efficient reversible universal shift register with minimal quantum cost," in 2023 IEEE Women in Technology Conference (WINTECHCON), 2023: IEEE, pp. 1-7.
[13] M. Saleh and A. Tabatabaei, "Building Trustworthy Multimodal AI: A Review of Fairness, Transparency, and Ethics in Vision-Language Tasks," International Journal of Web Research, vol. 8, no. 2, pp. 11-24, 2025, doi: 10.22133/ijwr.2025.503147.1264.
[14] M. Danaie and M. Malek, "Modeling and Design of a Single Donor/Acceptor Molecule Photodetector Based on Orbital Resonance Using the DFT+NEGF Method," Modeling and Simulation in Electrical and Electronics Engineering, vol. 4, no. 3, pp. 25-37, 2025, doi: 10.22075/mseee.2025.35391.1178.
[15] M. Kalantari, "Effect of Geometrical Parameters of H-Plane Conductive Diaphragm on the Behavior of a Rectangular Waveguide," Modeling and Simulation in Electrical and Electronics Engineering, vol. 4, no. 2, pp. 1-7, 2024, doi: 10.22075/mseee.2025.35829.1186.
[16] E. A. khoshkhoy Nilash, M. Esmaeilpour, B. Bayat, A. Isfandyari Moghaddam, and E. Hassannayebi, "Application of Data Mining and Machine Learning Techniques to Predict Loan Approval and Payment Time," Modeling and Simulation in Electrical and Electronics Engineering, vol. 4, no. 1, pp. 19-28, 2024, doi: 10.22075/mseee.2025.35663.1183.
[17] M. Heydari, A. Rezai, and F. Javaheri, "Design of Novel 2:4 Decoder Circuits for Quantum-dot Cellular Automata Technology," Modeling and Simulation in Electrical and Electronics Engineering, vol. 3, no. 4, pp. 23-30, 2024, doi: 10.22075/mseee.2025.35950.1188.
 
 

Files

History

  • Receive Date: 24 July 2025
  • Revise Date: 29 September 2025
  • Accept Date: 26 October 2025

Share

How to cite

Statistics