A Highly Efficient Nanoscale Demultiplexer Architecture based on Quantum-Dot Cellular Automata

Ghaemi Peykani, Hamidreza; Dorrigiv, Morteza; Danaie, Mohamad

doi:10.22075/mseee.2025.37506.1206

A Highly Efficient Nanoscale Demultiplexer Architecture based on Quantum-Dot Cellular Automata

Document Type : Research Article

Authors

Hamidreza Ghaemi Peykani

Morteza Dorrigiv

Mohamad Danaie

Faculty of Electrical and Computer Engineering, Semnan University, Semnan, Iran.

10.22075/mseee.2025.37506.1206

Abstract

This paper presents the design of a demultiplexer (DMUX) structure using Quantum-dot Cellular Automata (QCA) technology. A demultiplexer is a fundamental circuit that receives information from a single input line and routes it to one of several output lines, with the selected output determined by the control inputs. Widely employed in communication systems, demultiplexers enable the transformation of serial data streams into parallel outputs. In this work, an optimized architecture for a 1:2 QCA demultiplexer is proposed, characterized by simplicity, efficiency, and reliability, with the added capability of implementing a wide range of logical functions. Furthermore, a novel 1:4 QCA demultiplexer is developed based on the proposed structure, eliminating the need for coplanar cells or crossover wires. Simulation results confirm the superior performance of the proposed architectures in terms of reduced cell count, area, and latency. Specifically, the 1:2 design requires only 17 QCA cells, occupies 0.01 μm², and exhibits a delay of 0.25 clock cycles, while the 1:4 demultiplexer requires 74 QCA cells, occupies 0.07 μm², and achieves a delay of 3 clock cycles.

Keywords

Demultiplexer

Majority voter

Quantum-dot Cellular Automata

Crossover

Coplanar

Subjects

Electronics

[1] A. DeHon and M. J. Wilson, “Nanowire-based sublithographic programmable logic arrays,” in *Proc. 2004 ACM/SIGDA 12th Int. Symp. Field-Programmable Gate Arrays (FPGA)*, 2004.

[2] X. Ma, J. Huang, and F. Lombardi, “A model for computing and energy dissipation of molecular QCA devices and circuits,” *ACM J. Emerg. Technol. Comput. Syst.*, vol. 3, no. 4, pp. 1–30, 2008.

[3] J. M. Seminario *et al.*, “A molecular device operating at terahertz frequencies: Theoretical simulations,” *IEEE Trans. Nanotechnol.*, vol. 3, no. 1, pp. 215–218, 2004.

[4] R. Sabbaghi-Nadooshan and M. Kianpour, “A novel QCA implementation of MUX-based universal shift register,” *J. Comput. Electron.*, vol. 13, no. 1, pp. 198–210, 2014.

[5] H. Rashidi, A. Rezai, and S. Soltany, “High-performance multiplexer architecture for quantum-dot cellular automata,” *J. Comput. Electron.*, vol. 15, no. 3, pp. 968–981, 2016.

[6] F. Ahmad, G. M. Bhat, and P. Z. Ahmad, “Novel adder circuits based on quantum-dot cellular automata (QCA),” *Circuits Syst.*, 2014.

[7] M. R. Beigh, M. Mustafa, and F. Ahmad, “Performance evaluation of efficient XOR structures in quantum-dot cellular automata (QCA),” 2013.

[8] D. Ajitha, K. Venkata Ramanaiah, and V. Sumalatha, “An efficient design of XOR gate and its applications using QCA,” *i-Manager’s J. Electron. Eng.*, vol. 5, no. 3, p. 22, 2015.

[9] G. Singh, R. K. Sarin, and B. Raj, “A novel robust exclusive-OR function implementation in QCA nanotechnology with energy dissipation analysis,” *J. Comput. Electron.*, vol. 15, no. 2, pp. 455–465, 2016.

[10] A. N. Bahar *et al.*, “A novel 3-input XOR function implementation in quantum dot-cellular automata with energy dissipation analysis,” *Alex. Eng. J.*, vol. 57, no. 2, pp. 729–738, 2018.

[11] M. Poorhosseini and A. R. Hejazi, “A fault-tolerant and efficient XOR structure for modular design of complex QCA circuits,” *J. Circuits Syst. Comput.*, vol. 27, no. 7, Art. no. 1850115, 2018.

[12] V. Vankamamidi, M. Ottavi, and F. Lombardi, “Clocking and cell placement for QCA,” in *Proc. 2006 6th IEEE Conf. Nanotechnol.*, vol. 1, 2006.

[13] M. N. Asfestani and S. Rasouli Heikalabad, “A unique structure for the multiplexer in quantum-dot cellular automata to create a revolution in design of nanostructures,” *Physica B: Condens. Matter*, vol. 512, pp. 91–99, 2017.

[14] F. Ahmad, “An optimal design of QCA based 2n:1/1:2n multiplexer/demultiplexer and its efficient digital logic realization,” *Microprocessors Microsyst.*, vol. 56, pp. 64–75, 2018.

[15] S. Hashemi, M. Rahimi Azghadi, and A. Zakerolhosseini, “A novel QCA multiplexer design,” in *Proc. 2008 Int. Symp. Telecommun.*, 2008.

[16] B. Sen *et al.*, “Modular design of testable reversible ALU by QCA multiplexer with increase in programmability,” *Microelectron. J.*, vol. 45, no. 11, pp. 1522–1532, 2014.

[17] M. Goswami *et al.*, “Efficient realization of digital logic circuit using QCA multiplexer,” in *Proc. 2014 2nd Int. Conf. Business Inf. Manage. (ICBIM)*, 2014.

[18] B. Sen *et al.*, “Multilayer design of QCA multiplexer,” in *Proc. 2013 Annu. IEEE India Conf. (INDICON)*, 2013.

[19] S. Seyedi, N. Jafari Navimipour, and A. Otsuki, “Design and analysis of fault-tolerant 1:2 demultiplexer using quantum-dot cellular automata nano-technology,” *Electronics*, vol. 10, no. 21, Art. no. 2565, 2021.

[20] A. Khan and R. Arya, “Towards cost analysis and energy estimation of simple multiplexer and demultiplexer using quantum dot cellular automata,” *Int. Nano Lett.*, vol. 12, no. 1, pp. 67–77, 2022.

[21] A. Khan and R. Arya, “Towards the design and analysis of multiplexer/demultiplexer using quantum dot cellular automata for nano systems,” *J. New Mater. Electrochem. Syst.*, vol. 25, no. 1, 2022.

[22] A. Khan and R. Arya, “Optimal demultiplexer unit design and energy estimation using quantum dot cellular automata,” *J. Supercomput.*, vol. 77, no. 2, 2021.

[23] V. K. Sharma and N. Kaushik, “Ultra-optimized demultiplexer unit design in quantum-dot cellular automata nanotechnology,” *e-Prime—Adv. Electr. Eng., Electron. Energy*, vol. 7, Art. no. 100445, 2024.

[24] J.-C. Jeon and C. Seo, “Quantum-dot cellular automata demultiplexer with minimum design costs with energy dissipation analysis and physical proof for reliable nano-communication systems,” *Heliyon*, vol. 10, no. 16, 2024.

[25] N. Aswathy and N. M. Siva Mangai, “Optimising energy consumption in nano-cryptography: Quantum cellular automata-based multiplexer/demultiplexer design,” *IET Quantum Commun.*, vol. 5, no. 4, pp. 632–640, 2024.

[26] N. Vaid, V. K. Sharma, and P. Kumar, “Fundamental 1:2 demultiplexer design in quantum-dot cellular automata nanotechnology,” *e-Prime—Adv. Electr. Eng., Electron. Energy*, vol. 8, Art. no. 100600, 2024.

[27] S. Afrooz and N. Jafari Navimipour, “An effective nano design of demultiplexer architecture based on coplanar quantum-dot cellular automata,” *IET Circuits Devices Syst.*, vol. 15, no. 2, pp. 168–174, 2021.

[28] M. Abdullah-Al-Shafi, “RAM, DEMUX and ALU in nanoscale: A quantum-dot cellular automata-based architecture,” *Discover Electron.*, vol. 2, no. 1, Art. no. 26, 2025.

[29] M. Vahabi *et al.*, “Design of an energy efficient approximate BinDCT module in quantum cellular automata,” *Sci. Rep.*, vol. 15, no. 1, Art. no. 19744, 2025.

[30] J. I. Reshi, F. A. Khanday, and M. T. Banday, “Optimized nanoscale adder-subtractor design architectures utilizing quantum dot cellular automata,” *Russian Microelectron.*, vol. 54, no. 4, pp. 400–426, 2025.

[31] E. N. Ganesh, L. Kishore, and M. J. S. Rangachar, “Implementation of quantum cellular automata combinational and sequential circuits using majority logic reduction method,” *Int. J. Nanotechnol. Appl.*, vol. 2, no. 1, pp. 89–106, 2008.

[32] C. S. Lent and P. D. Tougaw, “Lines of interacting quantum-dot cells: A binary wire,” *J. Appl. Phys.*, vol. 74, no. 10, pp. 6227–6233, 1993.

[33] J. Huang *et al.*, “Tile-based QCA design using majority-like logic primitives,” *ACM J. Emerg. Technol. Comput. Syst.*, vol. 1, no. 3, pp. 163–185, 2005.

[34] J. L. Prasanna *et al.*, “Design of BCD adder using quantum cellular automata,” *Int. J. Adv. Trends Comput. Sci. Eng.*, vol. 9, no. 1, pp. 574–578, 2020.

[35] V. Vankamamidi, M. Ottavi, and F. Lombardi, “Two-dimensional schemes for clocking/timing of QCA circuits,” *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 27, no. 1, pp. 34–44, 2007.

[36] S. Afrooz and N. Jafari Navimipour, “An effective nano design of demultiplexer architecture based on coplanar quantum-dot cellular automata,” *IET Circuits Devices Syst.*, vol. 15, no. 2, pp. 168–174, 2021.

[37] F. Ahmad, “An optimal design of QCA based 2n:1/1:2n multiplexer/demultiplexer and its efficient digital logic realization,” *Microprocessors Microsyst.*, vol. 56, pp. 64–75, 2018.

[38] L. H. B. Sardinha *et al.*, “Nanorouter: A quantum-dot cellular automata design,” *IEEE J. Sel. Areas Commun.*, vol. 31, no. 12, pp. 825–834, 2013.

[39] V. M. Nanditha *et al.*, “Design and analysis of digital circuits using quantum cellular automata and Verilog,” in *Proc. 2020 7th Int. Conf. Comput. Sustainable Global Develop. (INDIACom)*, 2020.

[40] J. Iqbal, F. A. Khanday, and N. A. Shah, “Design of quantum-dot cellular automata (QCA) based modular 2n−1−2n MUX-DEMUX,” in *Proc. IMPACT-2013*, 2013.

[41] R. Chakrabarty *et al.*, “Nano-calculator using quantum dot cellular automata (QCA),” in *Proc. 2017 1st Int. Conf. Electron., Mater. Eng. Nano-Technol. (IEMENTech)*, 2017.

[42] B. Das *et al.*, “An effective design of 2:1 multiplexer and 1:2 demultiplexer using 3-dot QCA architecture,” in *Proc. 2019 Int. Conf. Robot., Electr. Signal Process. Techn. (ICREST)*, 2019.

[43] E. N. Ganesh, L. Kishore, and M. J. S. Rangachar, “Implementation of quantum cellular automata combinational and sequential circuits using majority logic reduction method,” *Int. J. Nanotechnol. Appl.*, vol. 2, no. 1, pp. 89–106, 2008.

[44] N. A. Shah *et al.*, “Design of quantum-dot cellular automata (QCA) based modular 1 to 2n demultiplexers,” *Int. J. Nanotechnol. Appl.*, vol. 5, no. 1, pp. 47–58, 2011.