Expanded Channel in the SOI MESFET by SiGe Regions to Improve the Current Capability and High-Frequency Features

Document Type : Research Paper

Authors

1 Electronic Engineering, Faculty of Engineering, Lorestan University, Khoram-Abad, Iran.

2 Faculty of Engineering, Imam Khomeini International University, Ghazvin, Iran.

3 Faculty of Engineering, Lorestan University, Khoram-Abad, Lorestan, Iran.

Abstract

In this paper, a novel structure for silicon on insulator metal semiconductor field effect transistors (SOI MESFETs) is introduced using the heterogeneous Si/SiGe region. SiGe semiconductor is used to expand the effective width of the drift region inside the buried oxide (BOX) layer. Due to its properties such as high electron mobility, high electron drift velocity, and excellent radio frequency (RF) performance, it significantly increases the current density of drain and other DC and RF parameters. Also, to control the critical electric field, which determines the breakdown voltage of the device, as well as to reduce the parasitic capacitance to improve its frequency characteristics, an additional oxide region between the gate and drain and below a part of the gate region is used. Numerical simulation shows that the drain current density and breakdown voltage of the proposed device compared to the conventional structure has been improved by 120% and 37%, respectively, resulting in a 2 times increase in maximum output power density (Pmax). Also, the RF specifications of the new structure, including current gain (h21), unilateral power gain (U), and maximum available power gain (MAG), have been improved by 130%, 85%, and 65%, respectively. These specifications are proper for a device in high power and RF circuits like D-band applications.

Keywords

Main Subjects

References

[1] J. Ervin, A. Balijepalli, P. Joshi, V. Kushner, J. Yang, and T. J. Thornton, “CMOS compatible SOI MESFETs with high breakdown voltage,” IEEE Trans. Electron Devices, vol. 53, no. 12, pp. 3129–3134, 2006.
 [2] G. Manes, and G. Pelosi, “Enrico Fermi’s IEEE Milestone in Florence: For his Major Contribution to Semiconductor Statistics,” Firenze University Press, Vol. 2, pp. 1924 – 1926, 2015.
 [3] H. Shahnazarisani, and A.A. Orouji. “A Novel SOI MESFET by Implanted N Layer (INL-SOI) for High-Performance Applications,” Modeling and Simulation in Electrical and Electronics Engineering, vol.1, no.1, pp. 7-12, 2021.
[4] A.A. Orouji, Z. Ramezani, and A.A. Heydari, “A novel high - performance SOI MESFET by stopping the depletion region extension,” Superlattices and microstructures, vol. 75, p. 195 – 207, 2014.
[5] L. Pu, L. Yan, & W. Hanlei, "Introducing a buried pure silicon layer in SOI-MESFET transistor to increase the breakdown voltage by modifying carriers and electric field distribution," Emergent Materials, pp. 1-7, 2023.
[6] Antonio Di Bartolomeo, “Graphene Schottky diodes: An experimental review of the rectifying graphene/semiconductor heterojunction,” Physics Reports, 2016, vol. 606, P. 1-58.
[7] JP. Colinge, “Silicon-On-Insulator Technology Materials to VLSI,” Kluwer Academic Publishers, 2004, pp.203-298.
[8] Z. Ramezani and A. A. Orouji, “Improving Self-Heating Effect and Maximum Power Density in SOI MESFETs by Using the Hole’s Well Under Channel,” in IEEE Transactions on Electron Devices, vol. 61, no. 10, pp. 3570-3573, Oct. 2014.
[9] J. - P. Colinge, “Thin-film SOI technology: The solution to many submicron CMOS problems,” in International Technical Digest on Electron Devices Meeting, 1989, IEEE.
[10] A. Aminbeidokhti, A. A. Orouji, S. Rahmaninezhad, and M. Ghasemian, “A Novel High-Breakdown-Voltage SOI MESFET by Modified Charge Distribution,” in IEEE Transactions on Electron Devices, vol. 59, no. 5, pp. 1255-1262, May 2012.
[11] L. Abid, I. Hadjoub, A. Doghmane, N. E. Abdaoui, & Z. Hadjoub, "A Novel Silicon on Insulator MESFET with Multi-∏ Regions to Improve DC and RF Performances," Silicon, pp. 1-13, 2022
[12] A. Naderi, and H. Mohammadi, “Shifted gate electrode of silicon on insulator metal semiconductor FETs to amend the breakdown and transconductance,” The European Physical Journal Plus, vol. 136, no. 6, p. 1-17,2021.
[13] E. Farahzad, & A. Naderi, "Embedded metal and L-shaped oxide layers in silicon on insulator MESFETs: higher electric field tolerance and lower high frequency gate capacitances," Journal of Materials Science: Materials in Electronics 33, no. 25, pp. 19971-19984, 2022.
[14] MK. Anvarifard, “Symmetrical SOI. MESFET with a dual cavity region (DCR-SOI MESFET) to promote high-voltage and radio-frequency performances,” Supperlattices and Microstructtures, vol. 98, p. 492–503,2016.
[15] Hossein Mohammadi, Huda Abdullah, Chang Fu Dee and P. Susthitha Menon, “A modified two- dimensional analytical model for short-channel fully depleted SOI MESFET's,” Microelectronics Reliability, Volume 83, Pages 173-179, 2018
[16] H. Shahnazarisani, A.A. Orouji, and M.K. Anvarifard, “A novel SOI MESFET by π-shaped gate for improving the driving current,” J Comput Electron, vol. 13, pp.562–568, 2014.
[17] B. Fath Ganji, A. Mir, A. Naderi, R. Talebzadeh, A. Farmani,"Enhanced performance of SOI MESFETs by displacement of gate contact and applying double oxide packets," Electrical Engineering, pp. 1-14, 2023.
[18] H. Mohammadi, H. Abdullah, Chang Fu Dee, P. Susthitha Menon, “A modified two dimensional analytical model for short-channel fully depleted SOI MESFET's,” Microelectronics Reliability, Volume 83, Pages 173-179, 2018.
[19] M. Mohtaram, A. A. Orouji, Z. Ramezani, & D. Keighobadi, "Physical Analysis on the DC and RF Operations of a Novel SOI-MESFET with Protruded Gate and Dual Wells," Silicon, pp. 1-7, 2021.
[20] M.K. Anvarifard, “An impressive structure containing triple
trenches for RF power performance (TT - SOI - MESFET),” Journal of Computational Electronics, vol.17, no. 1, p. 230 – 237, 2018.
[21] M. Khoorabeh, A.A. Orouji, and Dariush Madadi. "Improvement of a novel SOI-MESFET with an embedded GaN layer for high-frequency operations." Silicon pp. 1-8, 2021.
[22] H. Shahnazarisani, and A.A. Orouji. "A Novel MESFET structure by U-shape buried oxide for improving the DC and RF Characteristics." Superlattices and Microstructures, vol. 82, pp. 55-66, 2015.
[23] M. Mohtaram, A.A. Orouji, and Z. Ramezani, “A Novel SOI MESFET to Improve the Equipotential Contour Distributions by Using an Oxide Barrier,” Silicon, vol. 11, p. 879–889, 2019.
[24] A. Naderi, F. Heirani, “A novel SOI-MESFET with symmetrical oxide boxes at both sides of gate and extended drift region into the buried oxide,” AEU - International Journal of Electronics and Communications, Volume 85, Pages 91-98, 2018.
[25] S. Khanjar, A. Naderi, "DC and RF characteristics improvement in SOI-MESFETs by inserting additional SiO2 layers and symmetric Si wells," Materials Science and Engineering: B, Volume 272, 115386, ISSN 0921-5107, 2021.
[26] M. Mohtaram, and A.A. Orouji, "A novel SOI MESFET to spread the potential contours towards the drain," International Journal of Electronics, vol. 107.9, p. 1506-1523, 2020.
[27] A. Naderi, K.M. Satari, and F. Heirani, "SOI – MESFET with a layer of metal in buried oxide and a layer of SiO2 in channel to improve RF and breakdown characteristics," Materials Science in Semiconductor Processing, vol. 88, p. 57 - 64. 2018.
[28] A. Naderi, and H. Mohammadi, "High breakdown voltage and high driving current in a novel silicon-on-insulator MESFET with high- and low-resistance boxes in the drift region," Eur. Phys. J. Plus, vol. 133, no. 221, 2018.
[29] J. Zhang, X. Jin, P.-H. Tsien, and T.-C. Lo, “Cross-sectional transmission electron microscopy study of Si/SiGe heterojunction bipolar transistor structure grown by ultra-high vacuum chemical vapor deposition,” Jpn. J. Appl. Phys., vol. 36, no. 7B, pp. 903–905, 1997.
[30] S.C. Jain, M. Willander, “Silicon-Germanium Strained Layers and Heterostructures: Semi-conductor and semi-metals series,” Elsevier, Volume 74, Pages 1-308, 2003.
[31] Atlas, Device Simulator, "Atlas user’s manual," Silvaco International Software, Santa Clara, 2015.
[32] M. Bruel, B. Aspar, A. Auberton-Herve, “Smart-cut: a new silicon on insulator material technology based on hydrogen implantation and wafer bonding”, Jpn J Appl Phys, 1997;36:1.
Modeling and Simulation in Electrical and Electronics Engineering
Volume 2, Issue 3 - Serial Number 9
November 2022
Pages 47-55

Files

History

  • Receive Date: 16 July 2023
  • Revise Date: 31 August 2023
  • Accept Date: 13 September 2023

Share

How to cite

Statistics